

Wideband High Gain LNA DIE, 2 to 18 GHz ENGLA00183A

Typical Applications

- Military and Commercial SATCOM
- Obsolescence Replacement
- Receive or Transmit Circuits
- Telecom Infrastructure
- Space Hybrids
- Test and Measurement Systems


Description

The ENGLA00183A is a Wideband High Gain Low-noise Amplifier (LNA) operating across 2 to 18 GHz. The design is 50 ohm matched and includes on board bias circuitry. The amplifier offers 30-dB gain with 3-dB positive gain slope to overcome high frequency roll-off due to interconnect losses; 2.7-dB de-embedded noise figure; and greater than 25-dBm output third-order intercept point (OIP3) across the band, at room temperature. The MMIC has gold backside metallization and is designed to be silver epoxy or gold-tin solder attached. The RF interconnects are designed to account for wire bonds to external 50 ohm microstrip lines for optimal integrated return loss. No additional ground interconnects are required.

Features

- High Gain 30 – 33 dB
- Low Noise Figure -- 2.7 dB
- Positive Gain Slope
- Good I/O return loss
 - 15 / 12 dB typical
- Size
 - 3.18 x 1.65 x 0.10 mm
 - 0.125 x 0.065 x 0.004 inch

Functional Block Diagram



Electrical Specifications, $T = 25\text{ }^{\circ}\text{C}$, $V_D = 3.3\text{ V}$; $I_D\text{ total} = 237\text{ mA}$
 $V_{G1} = -0.12\text{ V}$, $I_{D1} = 114\text{ mA}$, $V_{G2} = -0.08\text{ V}$, $I_{D2} = 63\text{ mA}$, $V_{G3} = -0.08\text{ V}$, $I_{D3} = 60\text{ mA}$

Parameter	Min	Typ	Max	Units
Frequency Range	2.0 – 18			GHz
Gain	29	32	35	dB
Noise Figure ⁽¹⁾		2.7	3.3	dB
Input Return Loss		15		dB
Output Return Loss		12		dB
Output P1dB		18		dBm
Output IP3	23	27		dBm
Output IP2		TBD		dBm
Supply Current		237		mA
Thermal Resistance ⁽²⁾		78		$^{\circ}\text{C}/\text{W}$

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
V_D	3.0	3.3	3.6	V
I_D		237		mA
V_G	-0.25	-0.12	-0.06	V


(1) NF De-embedded Input Loss
**(2) Channel to MMIC Backside;
Backside Temp is $100\text{ }^{\circ}\text{C}$**
Absolute Maximum Ratings

Parameter	Max level
Drain Voltage, V_D	5.0 V
Gate Voltage, V_G	-2.0 V
RF Input Power	+17 dBm
Channel Temperature	+170 $^{\circ}\text{C}$
Operating Temperature	-55 $^{\circ}\text{C}$ to +100 $^{\circ}\text{C}$
Storage Temperature	-65 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$

Measured Gain and Input/Output Return Loss (dB), with wirebonds and external 50 ohm microstrip line

$T = 25\text{ }^{\circ}\text{C}$, $V_D = 3.3\text{ V}$; $I_D\text{ total} = 237\text{ mA}$


$V_{G1} = -0.12\text{ V}$, $I_{D1} = 114\text{ mA}$, $V_{G2} = -0.08\text{ V}$, $I_{D2} = 63\text{ mA}$, $V_{G3} = -0.08\text{ V}$, $I_{D3} = 60\text{ mA}$



Measured Noise Figure (dB), with wirebonds and external 50 ohm microstrip line

$T = 25\text{ }^{\circ}\text{C}$, $V_D = 3.3\text{ V}$; $I_D\text{ total} = 237\text{ mA}$

$V_{G1} = -0.12\text{ V}$, $I_{D1} = 114\text{ mA}$, $V_{G2} = -0.08\text{ V}$, $I_{D2} = 63\text{ mA}$, $V_{G3} = -0.08\text{ V}$, $I_{D3} = 60\text{ mA}$




*** Noise Figure De-embedded Input Loss**

Measured Output Third-Order Intercept Point (OIP3, dBm), with wirebonds and external 50 ohm microstrip line


$T = 25\text{ }^{\circ}\text{C}$, $V_D = 3.3\text{ V}$; $I_D\text{ total} = 237\text{ mA}$

$V_{G1} = -0.12\text{ V}$, $I_{D1} = 114\text{ mA}$, $V_{G2} = -0.08\text{ V}$, $I_{D2} = 63\text{ mA}$, $V_{G3} = -0.08\text{ V}$, $I_{D3} = 60\text{ mA}$



MMIC Outline & PAD Location Drawing

3.18mm x 1.65mm




Bond Pad Center Point Locations					
Pad	Description	Length x-dim (um)	Width y-dim (um)	Length x-dim (mils)	Width y-dim (mils)
RFIN	RF input (port 1)	154	723	6.1	28.5
VG1	VG1 stage 1 gate bias	573	231	22.6	9.1
VD1	VD1 stage 1 drain bias	1124	231	44.3	9.1
VG2	VG2 stage 2 gate bias	1497	231	58.9	9.1
VD2	VD2 stage 2 drain bias	2035	231	80.1	9.1
VG3	VG3 stage 3 gate bias	2583	231	101.7	9.1
VD3	VD3 stage 3 drain bias	2778	231	109.4	9.1
RFOUT	RF output (port 2)	3025	682	119.1	26.9
G1	GND1	153	231	6.0	9.1
G2	GND2	1502	1419	59.1	55.9
G3	GND3	2006	1419	79.0	55.9

Notes:

1. Bond pad center locations are given in both μm and mils. Substrate thickness: $100\ \mu\text{m}$ (0.004").
2. Backside metallization is gold.
3. Bond pad metallization is gold.

External I/O Microstrip Line Dimensions (on 5-mil Alumina) and I/O Bond Wire Inductances for Optimum Insertion and Return Loss Performance

S-parameters can be supplied at DIE level so that optimal flare dimensions can be made for the substrate connection medium used (if different from 5-mil Alumina).



RF I/O - External 50 ohm Microstrip Line on 5-mil Alumina						
Port	50 ohm Length x-dim (um)	50 ohm Width y-dim (um)	Wire Inductance (nH)	Wire Length (um)	Wire Length (mils)	Number of Wires
P1 RF input	775	120	0.115	230	9	2
P2 RF output	775	120	0.115	230	9	2
50-ohm line						


Notes:

- To achieve bond wire inductance noted, bond the number of wires shown in parallel from each external 50 ohm line to each associated MMIC RF bond pad as shown above.
- Gold Wire details:
 - Diameter: 25.4 μm (1 mil);
 - Spacing: 4 mils ($\sim 100 \mu\text{m}$) typical
 - Height above Ground: 8 mils ($\sim 200 \mu\text{m}$) typical (wedge bonds)
- Wire Length is total length if the wire were made perfectly straight.

Assembly Guidelines

The backside metallization is RF/DC ground. Attachment should be accomplished with electrically and thermally conductive epoxy, or with gold-tin (AuSn) solder. This device supports broadband performance. Follow the wirebond dimensions as shown page 7 flare diagram for optimum broadband I/O return loss.

Application Circuit and Turn-on Procedure



Note : VD1, VD2, VD3 can be combined after bypass capacitors

Bias Up Sequence :

1. Set I_{dd} limit to 350 mA
2. Set Gate Voltage (VG) = -2.0 V
3. Set Drain Voltage (VD) = 3.3 V
4. Adjust VG1, VG2, VG3 more positive until target I_{D1}, I_{D2}, I_{D3}
5. Turn ON RF Signal

Bias Down Sequence :

1. Turn OFF RF Signal
2. Reduce VG to -2.0 V , I_{dd} should be 0 mA
3. Reduce VD to 0 V
4. Turn OFF DC Supplies